Fabrication and characterization of 0.24 Micron CMOS device by using simulation / Nazirah Mohamat Kasim, Rosfariza Radzali and Ahmad Puad Ismail by Mohamat Kasim, Nazirah et al.
l^SM^i^A^ University Publication Centre (UPENA) 
UNIVERSITI 
TEKNOLOGI 
MARA 
ESTEEM 
Academic Journal UiTM Pulau Pinang 
Volume 6, Number 1 June 2010 ISSN 1675-7939 
Organic Semiconductor Characterization Using Linear 
Combination of Atomic Orbital (LCAO) 
Ahmad Nazib Alias 
Zubainun Mohamed Zabidi 
Intan Syaffinazzilla Zaine 
Muhd Zu Azhan Yahya 
Feasibility Study of Pineapple (Ananas cosomus) Leaf 
Fibres (PALFs) for Cellulosic Microfiltration Membrane 
N. A. Zubir 
N. C. Radzi 
A. F. Ismail 
M. Y. Laili 
Systematic Statistical Approaches in Classifying Physical 
Properties of Soft Marine Clay 
Lim Jit Kheng 
Ng Set Foong 
Mohamad Razip Selamat 
Eric Goh Kok Hoe 
Using Intraclass Correlation Coefficient and Bartlett Test 
Statistic to Identify Soil Layer Boundaries 
Lim Jit Kheng 
Ng Set Foong 
Mohamad Razip Selamat 
Eric Goh Kok Hoe 
Fabrication and Characterization of 0.24 Micron CMOS 
Device by Using Simulation 
Nazirah Mohamat Kasim 
Rosfariza Radzali 
Ahmad Puad Ismail 
VHDL and Computer Aided Design (CAD) Tool Teaching 
Aid for Future Engineers 
Nor Fadzilah Mokhtar 
Afaf Rozan Mohd Radzol 
Nazirah Mohamat Kasim 
Noor Azila Ismail 
Suzana Ab. Rahim 
EDITORIAL BOARD 
ESTEEM VOLUME 6, NUMBER 1,2010 
Universiti Teknologi MARA (UiTM), Pulau Pinang 
ENGINEERING 
ADVISORS 
Dato' Prof. Ir. Dr. Sahol Hainid Abu Bakar, FASc 
Assoc. Prof. Mohd Zaki Abdullah 
PANEL OF REVIEWERS 
Prof. Ir. Dr. Zainab Mohamed {Universiti Teknologi MARA) 
Dr. Junita Mohamad Saleh (Universiti Sains Malaysia) 
Dr. Robert Mikhail Savory (Universiti Teknologi MARA) 
Assoc. Prof. Dr. Mohd Dani Baba (Universiti Teknologi MARA) 
CHIEF EDITOR MANAGING EDITOR 
Rasaya Marimuthu Lim Teck Heng 
LANGUAGE EDITORS 
Aznizah Hussin Rofiza Aboo Bakar 
Muriatul Kusmah Musa Yeoh Guan Joo 
Noor Laili Mohd Yusof 
Copyright © 2010 UiTM, Pulau Pinang 
All rights reserved. No part of this publication may be reproduced, stored in a retrieval 
system, or transmitted in any form or any means, electronic, mechanical, photocopying, 
recording or otherwise, without prior permission, in writing, from the publisher. 
Esteem Academic Journal is jointly published by the Universiti Teknologi MARA, Pulau 
Pinang and University Publication Centre (UPENA), Universiti Teknologi MARA, 40450 
Shah A lam, Selangor, Malaysia. 
The views, opinions and technical recommendations expressed by the contributors and 
authors are entirely their own and do not necessarily reflect the views of the editors, the 
Faculty or the University. 
ESTEEM 
Academic Journal UiTM Pulau Pinang 
Volume 6, Number 1 June 2010 ISSN 1675-7939 
Foreword iii 
1. Organic Semiconductor Characterization Using Linear 
Combination of Atomic Orbital (LCAO) 1 
Ahmad Nazib Alias 
Zubainun Mohamed Zabidi 
Intan Syaffinazzilla Zaine 
Muhd Zu Azhan Yahya 
2. Feasibility Study of Pineapple {Ananas cosomus) Leaf 
Fibres (PALFs) for Cellulosic Micro filtration Membrane 15 
N. A. Zubir 
N. C. Radzi 
A. F. Ismail 
M.Y. Laili 
3. Systematic Statistical Approaches in Classifying Physical 
Properties of Soft Marine Clay 27 
Lim Jit Kheng 
Ng Set Foong 
Mohamad Razip Selamat 
Eric Goh Kok Hoe 
4. Using Intraclass Correlation Coefficient and Bartlett Test 
Statistic to Identify Soil Layer Boundaries 53 
Lim Jit Kheng 
Ng Set Foong 
Mohamad Razip Selamat 
Eric Goh Kok Hoe 
5. Fabrication and Characterization of 0.24 Micron CMOS 
Device by Using Simulation 73 
Nazirah Mohamat Kasim 
Rosfariza Radzali 
Ahmad Puad Ismail 
6. VHDL and Computer Aided Design (CAD) Tool Teaching 
Aid for Future Engineers 85 
Nor Fadzilah Mokhtar 
Afaf Rozan Mohd Radzol 
Nazirah Mohamat Kasim 
Noor Azila Ismail 
Suzana Ab. Rahim 
Foreword 
It is indeed a proud moment for the University Publication Centre 
(UPENA) of UiTM Pulau Pinang for having realised the publication of 
the sixth volume of the Esteem Academic Journal UiTM Pulau Pinang. 
In fact, it is the undivided support and all-round commitment from all 
those who were directly and indirectly involved in this project that was 
the pivotal factor for this success. 
On behalf of UPENA UiTMPP, I would like to, first and foremost, 
express my sincerest gratitude to Associate Professor Mohd Zaki 
Abdullah, Director of UiTM Pulau Pinang, Associate Professor Dr 
Mohamad Abdullah Hemdi, Deputy Director of Academic Affairs and 
Associate Professor Ir. Damanhuri Jamalludin, Deputy Director of 
Research, Industry Linkages, Development & Maintenance for their 
unwavering support and being such a driving force towards this successful 
endeavour. 
Not to be forgotten also is the service rendered by the distinguished 
panel of external reviewers for their constructive comments and criticisms 
in ensuring that the papers published in this issue would be of the highest 
quality. Similarly, the panel of language editors who had worked tirelessly 
towards ensuring that the papers published were linguistically perfect. 
To both these groups, UPENA is in awe of your efforts and salutes you! 
UPENA is also impressed with the nature of papers submitted for 
publication. While this issue comprises all engineering based articles, it 
covers a wide array of sub-engineering disciplines. Kudos to these writers! 
UPENA sincerely appreciates their efforts and hopes more of our staff 
will follow in their footsteps. 
Finally, research and publication are integral parts of an academic's 
life at any institution. Apart from being an institutional requirement, it is 
also essential for our own continuous self-development and knowledge 
expansion. To this effect, UPENA hopes to play a significant role by 
providing the platform upon which our staff can realise their dream. So, 
it is our hope at UPENA UiTMPP that lecturers will take up the challenge 
and start to publish more vigorously from now on. 
Rasaya Marimuthu 
Chief Editor 
ESTEEM Vol. 6, No. 1,2010 
(Engineering) 
in 
Esteem Academic Journal Vol. 6, No. I. 73-83. 2010 
Fabrication and Characterization of 
0.24 Micron CMOS Device by Using 
Simulation 
Nazi rah Mohamat Kasim 
Rosfariza Radzali 
Ahmad Puad Ismail 
Faculty of Electrical Engineering 
Universiti Teknologi MARA (UiTM), Malaysia 
Email: nazirah261 @ppinang. uitm. edit, my 
rosfariza()74(a]ppinang. uitm. edu. my 
ahmadpuadl 2 7(a\ppinang. uitm. edu. my 
ABSTRACT 
Simulation and analyzing the electrical characteristics of 0.24 micron CMOS 
device was done by using Silvaco TCAD. Electrical characteristics were carried 
out by using Atlas device simulator, while for simulation the process was 
carried out by using Athena process simulator to modify theoretical values 
and obtain more accurate process parameters. The electrical parameter was 
extracted to investigate the device characteristics. Several design analyses 
were performed to investigate the effectiveness of the advanced method in 
order to prevent the varying of threshold voltage. The electrical characteristics 
produce the graph of drain current versus drain voltage, lD-V and drain 
current versus gate voltage, lD-V . From In~VCi can be obtained the threshold 
voltage, VT in which VTfor NMOS transistor is lower than V' for PMOS 
transistor which is 0.6695V and -0.9683 V respectively. The gate length LQ 
obtained from the simulation for NMOS and PMOS is the same which is 0.235 
micron and it is nearest to the scale for this research work. 
Keywords: P-channel MOS (PMOS), N-channel MOS (NMOS), 0.24 micron, 
drain current (l{), drain voltage (VJ, and gate voltage (VJ. 
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Introduction 
The electronic industry is the largest industry in the world with global 
sales over one trillion dollars since 1998. In the early twenty-first century, 
the industry has grown at an even higher rate to surpass the steel industry 
(Sze & Kwok, 2007). Integrated circuit (IC) technology has not resulted 
from reverse engineering of a crashed alien spaceship, as some UFO 
fans claim. It has taken many thousands of scientists, engineers and 
technicians more than 50 years of innovative, creative and industrious 
work to make IC technology what it is today. IC chip technology has 
changed our lives dramatically. Since then IC chips have been developed 
in complexity and usefulness to the point that hundreds, if not thousands, 
can be found in average households in developed countries. IC chips are 
the backbone of the computer industry and have spurred related 
technologies such as software and internet (Hong Xiao, 2002). 
Much of the progress in semiconductor integrated circuit technology 
can be attributed to the ability to shrink or scale the devices. Scaling 
down MOSFETs has a multitude of benefits (Streetman & Sanjay, 2006). 
Geometric scaling of MOSFET transistor dimensions has been the primary 
method used to increase transistor speed and simultaneously reduce the 
cost per function. State-of-the-art MOSFETs are now being fabricated 
with effective gate lengths of only a few tens of nanometers, pushing 
conventional Si-based technologies into the nanoelectronics regime (Olsen, 
Kwa, DriscolfChattopadhyay & O'Neill, 2004). 
The scaling theory, based on a constant electric-field, requires supply 
voltage, threshold voltage, gate length, and gate oxide thickness to be 
scaled down by a scaling factor. The doping level in the channel must be 
scaled up by the same scale factor. The junction depth of source and 
drain also needs to be scaled down to suppress the short-channel effect 
(MOSFET scaling, 2009). 
The MOSFET transistor has been scaled down by using the Constant 
Field Scaling rules because it is easier and is assumed to avoid the high 
field problems (Teoh & Razali, 2006). 
When the need for a million transistors to be fabricated on a single 
chip arises, power consumption becomes the first limiting factor for VLSI. 
CMOS circuits have provided the most logical solution due to their 
complementary nature of the n- and p-channel transistors, which consume 
much less power. In addition, at submicron regions, the process complexity 
of nMOS has become comparable to that of CMOS due to the scaling 
74 
Fabrication and Characterization of 0.24 Micron CMOS Device 
down of device dimensions. Lastly, the performance difference between 
nMOS and pMOS has reduced drastically due to velocity saturation, 
thus making CMOS technology become more attractive in VLSI circuit 
(Toh, Mohd Rais, Roy, Rahman & Bambang, 1998). 
As a result of the changing nature of integrated circuit manufacture, 
the nature and role of TCAD design tools will involve new solutions. For 
future hardware generation hardware designs, it is anticipated that web 
based solutions will play an increasing role in achieving TCAD and virtual 
prototyping aims for future and emerging technologies. Web-based 
solutions are expected to primarily take the form of large, interactive 
databases and de-localized compute engines (Campian, Profirescu, Alina, 
Florin, Eugen & Claudiu, 2003). 
Scope of Work 
The objective of the project was to simulate the process of fabrication 
and analyze the electrical characteristic for 0.24 micron NMOS and 
PMOS devices. Before the fabrication of the 0.24 micron CMOS, each 
process steps, ATHENA and ATLAS simulator in the SILVACO TCAD 
tool simulation need to be understood. 
Methodology 
Figure 1 shows the fabrication process for this device while Table 1 
summarizes the used implantation condition parameters used in NMOS 
and PMOS fabrication. 
The 0.24 micron devices should be tested electrically by using Silvaco-
Atlas simulation. It is used to measure the current versus voltage which 
is in the form of I|)-V|)and ID-VG graph. From 1|)V,) graph, the drain 
current I() used in the NMOS and PMOS device at different voltage 
gate applied could be obtained. 
Furthermore, the threshold voltage, V, can be extracted from the 
IDVG graph. This value will be compared with real fabricated transistor. 
The Figure 2 shows the I VG graph (Lecture 3 Transistors, Wires, & 
Parasitics, 2005). 
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Figure 1: The Fabrication Process 
Result and Discussion 
Electrical Characterization 
The analysis results are shown in the graph of drain current versus drain 
voltage, ID-V and the drain current versus gate voltage, ID-VG. The 
characteristic curves of I^V^of NMOS and PMOS was shown in Figure 
3. From Figure 3, the circle line indicates higher V(iS and VDS where 
short channel effect is more significant. This can be seen from the increase 
of I as VD increases. 
The transistor can function when the threshold voltage, VTis in the 
range of 0.5881V < V, < 0.7593 for the NMOS and the PMOS is 
-0.8314 < VT< -1.0732. The value of threshold voltage, V, can be found 
from the I[}-V( graph. 
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Table 1: The Parameters of NMOS and PMOS 
Process NMOS PMOS 
Silicon substrate 
Retrograde well 
Gate oxide 
VT adjust implant 
Polygate deposit 
LDD implant 
Halo implant 
Spacer deposition 
Source/Drain implant 
Final Rapid Thermal 
Anneal (RTA) 
1 x 1015 cm3boron 
<100> orientation 
3 x 1013 cm "boron 
200 keV implant energy 
30 min, I000°C 
0.035 urn gate oxide 
9.5 x 1013 cm3boron 
45 keV implant energy 
200 nm polysilicon 
5 min, 900 °C 
1 x 1015 cnr3 arsenic 
30 keV implant energy 
3 x 1013 cm3boron 
30keV implant energy 
7" tilt 
120 nm oxide 
5 x 10IS cnr3arsenic 
60 keV implant energy 
1 min, 1000°C 
1 x 1015 cnr3 phosphorus 
<100> orientation 
6.8 x 1012 cm3 phosphorus 
100 keV implant energy 
30 min, I000°C 
0.035 um gate oxide 
2.5 x 1013 cnr3 boron fluoride 
10 keV implant energy 
200 nm polysilicon 
5 min, 900 °C 
5.4 x 1014 cnr3 boron 
14 keV implant energy 
5.83 x 1012cm3arsenic 
28 keV implant energy 
30° tilt 
120 nm oxide 
3 x 10|S cnr3 boron fluoride 
20 keV implant energy 
5 min, 900 °C 
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Figure 2: The ID-V Graph for NMOS Transistor 
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Table 2: The Comparison Threshold Voltages between Simulation 
and Wafer Sample 
Simulation 
Wafer Sample 
Threshold Voltage, VT (V) 
NMOS PMOS 
0.669503 -0.968358 
0.4V 0.699V 
From the Table 2, it is shown that the simulation result is in the range 
value of threshold voltage, V for NMOS and PMOS device, therefore 
the transistor is function as a normal transistor. From the wafer sample, 
the threshold voltage is not in the range, so the transistor does not function 
appropriately. 
Material Characterization 
Figure 4 shows the cross section of the final structure. Table 3 shows 
the material composition in the 0.24 micron NMOS and PMOS. It is 
shown that both devices exhibit 0.24 micron gate length after the 
simulation. 
ATHENA 
Data from pmos O.str 
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Figure 4: The Final Deviee Structure for (a) NMOS and (b) PMOS 
Data from nmoi Ostr 
92 0.3 0.4 0.3 0 6 0.7 0J) IIS 1 
7() 
Esteem Academic Journal 
Table 3: The Materials Used for Component of Device of 
0.24 micron NMOS and PMOS 
Component of Devices NMOS PMOS 
Substrate 
Initial Substrate 
Retrograde Well 
Thick Oxide Layer 
Halo Implant 
Gate Terminal 
Source/Drain Contact 
Source/Drain Extension 
Source/Drain Implant 
Silicon (Si) 
Boron (B) 
Boron (B) 
Silicon Oxide (SiO,) 
Boron (B) 
Polysilicon 
Tungsten 
Arsenic (As) 
Arsenic (As) 
Silicon (Si) 
Phosphorus (P) 
Phosphorus (P) 
Silicon Oxide (SiO,) 
Phosphorus (P) 
Polysilicon 
Tungsten 
Boron Fluoride (Bf) 
Boron Fluoride (Bf,) 
Conclusion 
In conclusion, this project for the fabrication of 0.24 micron NMOS and 
PMOS is successfully fabricated by using Silvaco TCAD tool and 
analyzed. The analysis of the electrical characterization result shows 
that the NMOS transistor operation has higher mobility than PMOS 
transistor because the value of NMOS transistor is lower which is 
0.6695V, than the value of PMOS transistor, which is -0.9683V. The 
short channel effect is more significant when at higher V(. and V It can 
be seen from the increase of I as V|} increases. The simulation result 
was also compared to the real fabrication transistor or the wafer sample 
for the threshold voltage, V, value. It shows that the simulation result 
has the value V, in the accepted range. On the other hand, the result 
from the wafer sample is not in the range. Therefore, the simulated 
transistor can function as a normal transistor. 
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